

AQA Computer Science A-Level
4.6.4 Logic gates
Past Paper Mark Schemes

January 2009 Comp 2

10	(a)	<div style="display: flex; justify-content: space-around;"> <table border="1" style="border-collapse: collapse; text-align: center;"> <thead> <tr><th colspan="3">OR</th></tr> <tr><th>Input A</th><th>Input B</th><th>Output</th></tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>1</td></tr> </tbody> </table> <table border="1" style="border-collapse: collapse; text-align: center;"> <thead> <tr><th colspan="3">AND</th></tr> <tr><th>Input A</th><th>Input B</th><th>Output</th></tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>1</td></tr> </tbody> </table> </div> <p style="text-align: center; margin-top: 5px;"><i>1 mark per correct table</i></p>	OR			Input A	Input B	Output	0	0	0	0	1	1	1	0	1	1	1	1	AND			Input A	Input B	Output	0	0	0	0	1	0	1	0	0	1	1	1	2
OR																																							
Input A	Input B	Output																																					
0	0	0																																					
0	1	1																																					
1	0	1																																					
1	1	1																																					
AND																																							
Input A	Input B	Output																																					
0	0	0																																					
0	1	0																																					
1	0	0																																					
1	1	1																																					
	(b) (i)	$Q = A \cdot B + C \cdot \bar{B}$ <p><i>1 mark for $A \cdot B$ or for $C \cdot \bar{B}$</i> <i>2 marks for $A \cdot B + C \cdot \bar{B}$</i> <i>A AND instead of \cdot A OR instead of $+$</i></p>	2																																				

		<p>(ii) <i>1 mark for each gate with correct inputs;;; Allow two lines from B</i></p> <div style="text-align: center; margin: 10px 0;"> </div>	4
--	--	--	----------

January 2010 Comp 2

7	(a)		1; A True 1; A True 0; A False	3
7	(b)	(i)	AND and NOT	1
7	(b)	(ii)	NAND // NAND gate R NOT AND	1
7	(c)		Minimise cost of production; Reduce propagation delay//speed up processing; Minimise heat generated; Reduce power consumption; NE simpler to produce/makes circuit simpler NE reduce number of gates in chip	1


January 2011 Comp 2

2			<table style="margin-left: auto; margin-right: auto;"> <tr> <td>G</td> <td>H</td> <td>K</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>;</td> <td>;</td> <td>;</td> </tr> </table> <p style="text-align: center;">1 mark for each correct column</p>	G	H	K	0	1	1	1	1	0	1	0	1	1	0	1	;	;	;	3
G	H	K																				
0	1	1																				
1	1	0																				
1	0	1																				
1	0	1																				
;	;	;																				

January 2012 Comp 2

2	a		$X \oplus Y;$ $X\bar{Y} + \bar{X}Y;$ A alternative notations : X XOR Y X EOR Y X AND NOT Y OR NOT X AND Y	1	Acceptable notation for symbols : For X.Y allow $X\wedge Y, X\cap Y, XY$ For X+Y																								
					allow $X\vee Y, X\cup Y$ For X allow $\sim X$																								
2	b		$X\bar{Y};$ A alternative notations : X AND NOT Y;	1																									
2	c	i	<table border="1" style="margin-left: auto; margin-right: auto; border-collapse: collapse; text-align: center;"> <thead> <tr> <th colspan="2">Inputs</th> <th colspan="2">Outputs</th> </tr> <tr> <th>X</th> <th>Y</th> <th>C</th> <th>S</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>0</td> </tr> </tbody> </table> <p style="margin-left: 20px;">One mark for C column; One mark for S column;</p>	Inputs		Outputs		X	Y	C	S	0	0	0	0	0	1	0	1	1	0	0	1	1	1	1	0	2	
Inputs		Outputs																											
X	Y	C	S																										
0	0	0	0																										
0	1	0	1																										
1	0	0	1																										
1	1	1	0																										
2	c	ii	Addition // adder; A sum;	1																									

January 2013 Comp 2

4	a	 <p>The diagram shows a logic circuit within a dashed rectangular boundary. On the left, two input lines labeled 'A' and 'B' enter. Each line passes through a NOT gate (represented by a triangle with a small circle at its tip). The outputs of these two NOT gates are connected to the two inputs of an AND gate (represented by a D-shaped symbol). The output of the AND gate is connected to the input of a third NOT gate. The output of this final NOT gate is connected to an output line labeled 'Q'.</p> <p>1 mark – logic of first part satisfies NOT A, NOT B;</p> <p>1 mark – inputs into an AND gate;</p> <p>1 mark – output from AND gate passes through a NOT gate and connected to Q;</p>	3
----------	----------	---	----------

4	b		<table border="1"> <tr> <th>A</th> <th>B</th> <th>A + B</th> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> </tr> </table> <p>1 mark for correct A + B column;</p> <table border="1"> <tr> <th>A</th> <th>B</th> <th>\bar{A}</th> <th>\bar{B}</th> <th>$\bar{A} \cdot \bar{B}$</th> <th>$\overline{\bar{A} \cdot \bar{B}}$</th> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> </tr> </table> <p>1 mark for columns \bar{A} and \bar{B} being correct; 1 mark for $\bar{A} \cdot \bar{B}$ column being correct; 1 mark for $\overline{\bar{A} \cdot \bar{B}}$ column being correct;</p> <p>NOTE: Can follow through into $\bar{A} \cdot \bar{B}$ column from previous two</p>	A	B	A + B	0	0	0	0	1	1	1	0	1	1	1	1	A	B	\bar{A}	\bar{B}	$\bar{A} \cdot \bar{B}$	$\overline{\bar{A} \cdot \bar{B}}$	0	0	1	1	1	0	0	1	1	0	0	1	1	0	0	1	0	1	1	1	0	0	0	1	4
A	B	A + B																																															
0	0	0																																															
0	1	1																																															
1	0	1																																															
1	1	1																																															
A	B	\bar{A}	\bar{B}	$\bar{A} \cdot \bar{B}$	$\overline{\bar{A} \cdot \bar{B}}$																																												
0	0	1	1	1	0																																												
0	1	1	0	0	1																																												
1	0	0	1	0	1																																												
1	1	0	0	0	1																																												

June 2010 Comp 2

9	(a)	<table border="1" style="margin: auto; border-collapse: collapse;"> <thead> <tr> <th colspan="3">OR Gate</th> </tr> <tr> <th>Input A</th> <th>Input B</th> <th>Output Q</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>1</td></tr> </tbody> </table>	OR Gate			Input A	Input B	Output Q	0	0	0	0	1	1	1	0	1	1	1	1	<table border="1" style="margin: auto; border-collapse: collapse;"> <thead> <tr> <th colspan="3">XOR Gate</th> </tr> <tr> <th>Input A</th> <th>Input B</th> <th>Output Q</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>0</td></tr> </tbody> </table>	XOR Gate			Input A	Input B	Output Q	0	0	0	0	1	1	1	0	1	1	1	0	
OR Gate																																								
Input A	Input B	Output Q																																						
0	0	0																																						
0	1	1																																						
1	0	1																																						
1	1	1																																						
XOR Gate																																								
Input A	Input B	Output Q																																						
0	0	0																																						
0	1	1																																						
1	0	1																																						
1	1	0																																						
		<div style="border: 1px solid black; display: inline-block; padding: 2px;">1 mark</div>	<div style="border: 1px solid black; display: inline-block; padding: 2px;">1 mark</div>																																					
		1 mark for each correct output column A True for 1, False for 0		2																																				

9	(b)		
		1 mark for NOT gate correctly linked to input C; 1 mark for AND gate correctly linked to B and \bar{C} as input; A if AND gate linked directly to C	
		1 mark for OR gate with inputs from A and the output of an AND gate and output connected to Q;	
			3

June 2011 Comp 2

3	a	<table style="margin: auto;"> <tr> <td style="padding-right: 20px;">NAND</td> <td>NOR</td> </tr> <tr> <td>1</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>0</td> </tr> <tr> <td>0;</td> <td>0;</td> </tr> </table>	NAND	NOR	1	1	1	0	1	0	0;	0;	2
NAND	NOR												
1	1												
1	0												
1	0												
0;	0;												

3	b		3
		<p>1 mark for NOT gates on both A and B;</p> <p>1 mark for AND with inputs from \bar{A} and \bar{B}; A inputs from A and B</p> <p>1 mark for OR gate with inputs from AND gate output and C and output connected to Z;</p>	

June 2012 Comp 2


8	a	<table border="1" style="margin: auto; border-collapse: collapse;"> <thead> <tr> <th colspan="3">AND Gate</th> </tr> <tr> <th>Input X</th> <th>Input Y</th> <th>Output Q</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>1</td></tr> </tbody> </table> <table border="1" style="margin: auto; border-collapse: collapse;"> <thead> <tr> <th colspan="3">XOR Gate</th> </tr> <tr> <th>Input X</th> <th>Input Y</th> <th>Output Q</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>0</td></tr> </tbody> </table>	AND Gate			Input X	Input Y	Output Q	0	0	0	0	1	0	1	0	0	1	1	1	XOR Gate			Input X	Input Y	Output Q	0	0	0	0	1	1	1	0	1	1	1	0	2
AND Gate																																							
Input X	Input Y	Output Q																																					
0	0	0																																					
0	1	0																																					
1	0	0																																					
1	1	1																																					
XOR Gate																																							
Input X	Input Y	Output Q																																					
0	0	0																																					
0	1	1																																					
1	0	1																																					
1	1	0																																					
		<p>1 mark for each of the output columns</p>																																					

8	b	i	<p>$(L \oplus R) \cdot \bar{U}$</p> <p>[Brackets are not necessary]</p> <p>1 mark for use of correct operands (L,R,U); 1 mark for use of XOR with L,R; 1 mark for NOT U anded with other part;</p> <p>alternative : $(L + R) \cdot (\bar{L} \cdot \bar{R}) \cdot \bar{U}$</p> <p>1 mark for use of correct operands (L,R,U); 1 mark for alternative XOR expression; 1 mark for AND NOT U;</p> <p>alternative : $(L \cdot \bar{R} + \bar{L} \cdot R) \cdot \bar{U}$</p> <p>1 mark for use of correct operands (L,R,U); 1 mark for alternative XOR expression; 1 mark for AND NOT U;</p>	3	<p>Acceptable notation for symbols :</p> <p>~ for NOT</p> <p>X.Y allow X AND Y, $X \ni Y, X)Y, XY$</p> <p>X+Y allow X OR Y, $X(Y, X*Y$</p>
---	---	---	---	---	--

8

b


ii



L, R connected to XOR gate;
 U connected to NOT gate;
 Output of a two input AND gate connected to M;


MAX 2 if circuit does not reflect the correct logic

Alternative :



U connected to NOT gate;
 Correct gates used for L and R before last AND gate;
 Output of a two input AND gate connected to M;

Alternative :




Marked as above alternative.

3

June 2013 Comp 2

6	(a)	AND; NOR; XOR; A. EXOR // EOR // NEQ // exclusive OR;	3
----------	------------	--	----------

6	(c)	 <p>Inputs A and B connected to an XOR gate;</p> <p>Input from B and output of XOR gate connected to an AND gate with output going to Q;</p>	2
----------	------------	--	----------

June 2016 AS Paper 2

05	1	Mark is for AO1 (knowledge) XOR // EOR // Exclusive OR;	1
----	---	---	---

05	2	Mark is for AO2 (apply) \bar{C} ;	1																														
05	3	Mark is for AO2 (apply) C;	1																														
05	4	Marks are for AO2 (apply) <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>C</th> <th>B</th> <th>A</th> <th>T</th> <th>S</th> <th>R</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> </tr> </tbody> </table> <p>Mark as follows: 1 mark: column T correct; 1 mark: column S correct; 1 mark: column R correct;</p>	C	B	A	T	S	R	0	0	0	0	0	0	0	0	1	0	0	1	0	1	0	0	1	1	0	1	1	0	1	0	3
C	B	A	T	S	R																												
0	0	0	0	0	0																												
0	0	1	0	0	1																												
0	1	0	0	1	1																												
0	1	1	0	1	0																												

05	5	Mark is for AO2 (analyse) Use this circuit on the binary number to be subtracted and add the result to the other binary number; A. Any equivalent answers R. Number to be added IS negative	1
----	---	---	---

June 2017 AS Paper 2

05	1	Mark is for AO1 (knowledge) NAND; A. NOT AND	1
----	---	--	---

05	2	Marks are for AO2 (apply)	3																																										
<table border="1"> <thead> <tr> <th></th> <th></th> <th>1</th> <th>2</th> <th>3</th> <th>4</th> <th>5</th> </tr> </thead> <tbody> <tr> <th>A</th> <th>B</th> <th>\bar{B}</th> <th>$A + \bar{B}$</th> <th>\bar{A}</th> <th>$\bar{A} \cdot B$</th> <th>$\overline{\bar{A} \cdot B}$</th> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> </tr> </tbody> </table>						1	2	3	4	5	A	B	\bar{B}	$A + \bar{B}$	\bar{A}	$\bar{A} \cdot B$	$\overline{\bar{A} \cdot B}$	0	0	1	1	1	0	1	0	1	0	0	1	1	0	1	0	1	1	0	0	1	1	1	0	1	0	0	1
		1	2	3	4	5																																							
A	B	\bar{B}	$A + \bar{B}$	\bar{A}	$\bar{A} \cdot B$	$\overline{\bar{A} \cdot B}$																																							
0	0	1	1	1	0	1																																							
0	1	0	0	1	1	0																																							
1	0	1	1	0	0	1																																							
1	1	0	1	0	0	1																																							
<p>Mark as follows: 1 mark for column 1 and 3 correct 1 mark for column 4 correct 1 mark for columns 2 and 5 correct and identical</p> <p>I. order of columns</p>																																													

June 2017 Paper 2





04	1	All marks AO2 (apply)	3
<p>1 mark: inputs A and B connected to an AND gate; 1 mark: inputs C and D connected to an OR gate; 1 mark: output of an AND gate (but not the same one as connected to inputs A and B)</p>			

		connected to X; MAX 2 if circuit does not fully represent the logic of the system OR the circuit diagram contains any errors	
04	2	All marks AO2 (apply) $X = A \cdot B \cdot (C + D)$ 1 mark: either $A \cdot B$ or $C + D$ somewhere in an incorrect expression 2 marks: fully correct expression A. A logically equivalent expression for 2 marks	2

04	4	Mark is for AO1 (knowledge) Used to store state (of data input) // used as a memory (unit); R. If stated that maintains state when power turned off	1
04	5	All marks AO1 (knowledge) Input is: Clock / trigger / enable; R. Set / reset Used For: State of data input is stored // output is updated to reflect current status of input; A. Synchronise operation of a group of flip-flops R. Changes state/value of flip-flop	2


June 2009 Comp 2

4	(a)	NOR (Gate) I case of answer i.e. nor is allowed	1
---	-----	---	----------


4	(b)	(i)	<p>Solution 1:</p>  <p>Solution 2:</p>  <p># Accept any method of ORing three inputs for one mark</p> <p>Solution 3 (solution 1 plus check for A off):</p>  <p>Solution 4 (solution 2 plus check for A off):</p>  <p># Accept any method of ORing three inputs for one mark</p> <p>1 mark for each correctly linked gate that is marked with a # A 3-input OR gate P1 for any unnecessary gates in a solution that would otherwise get 3 marks. P1 for any solution that would not correctly implement the logic but would otherwise get 3 marks. Mark from left to right until first mistake encountered then from right to left. When marking left to right award 1 mark for each gate correctly connected to its inputs. When marking right to left award 1 mark for each gate correctly connected to its output.</p>	3
---	-----	-----	---	---

Specimen AS Paper 2

		<p>(ii) $A + B \cdot (C + D)$ $A + \overline{B} \cdot C + B \cdot D$ $A + \overline{A} \cdot B \cdot (C + D)$ $A + \overline{A} \cdot B \cdot C + A \cdot B \cdot D$</p> <p>A Insertion of extra brackets that do not affect logic of expression Note: Expression does not need to match diagram drawn in (i). A alternative notations :</p> <ul style="list-style-type: none"> • For $X \cdot Y$ allow X AND Y, $X \wedge Y$, $X \cap Y$, XY • For $X + Y$ allow X OR Y, $X \vee Y$, $X \cup Y$ • For \overline{X} allow NOT X, $\neg X$ 	1
--	--	--	----------

09	1	<p>Marks are for AO1 (knowledge)</p> <table border="1" style="margin-left: auto; margin-right: auto; border-collapse: collapse;"> <thead> <tr> <th style="padding: 5px;">A</th> <th style="padding: 5px;">B</th> <th style="padding: 5px;">Q</th> </tr> </thead> <tbody> <tr> <td style="text-align: center; padding: 5px;">0</td> <td style="text-align: center; padding: 5px;">0</td> <td style="text-align: center; padding: 5px;">0</td> </tr> <tr> <td style="text-align: center; padding: 5px;">0</td> <td style="text-align: center; padding: 5px;">1</td> <td style="text-align: center; padding: 5px;">0</td> </tr> <tr> <td style="text-align: center; padding: 5px;">1</td> <td style="text-align: center; padding: 5px;">0</td> <td style="text-align: center; padding: 5px;">0</td> </tr> <tr> <td style="text-align: center; padding: 5px;">1</td> <td style="text-align: center; padding: 5px;">1</td> <td style="text-align: center; padding: 5px;">1</td> </tr> </tbody> </table> <div style="text-align: right; margin-top: 10px;">  </div> <p style="margin-top: 10px;">1 mark: Table completed correctly; 1 mark: AND gate symbol drawn;</p>	A	B	Q	0	0	0	0	1	0	1	0	0	1	1	1	2
A	B	Q																
0	0	0																
0	1	0																
1	0	0																
1	1	1																

Specimen Paper 2

03	1	All marks AO2 (apply)	2
 <pre>graph LR; K((K)) --- AND1[AND]; D((D)) --- OR1[OR]; M((M)) --- OR1; OR1 --- AND1; AND1 --- A((A))</pre>			
<p>1 mark: inputs D and M connected to an OR gate; 1 mark: inputs K and output of OR gate connected to AND gate plus output connected to A; A. a logically equivalent circuit</p>			

03	2	All marks AO2 (apply)	2
<p>$A = (D + M) \cdot K$ 1 mark: D + M somewhere in expression, even if full expression incorrect 1 mark: fully correct expression A. A logically equivalent expression</p>			

03	3	<p>1 mark for AO1 (understanding), 1 mark for AO2 (application) and 1 mark for AO1 (knowledge)</p> <p>AO1 (understanding): 1 mark: Flip-flop will store the state of its input // Flip-flop acts as memory;</p> <p>AO2 (application): 1 mark: Insert into circuit between the output of the OR gate and the AND gate // after the AND gate;</p> <p>AO1 (knowledge): 1 mark: Clock signal // trigger // signal to indicate when the value (of the input) should be stored/read;</p>	3
----	---	--	---